AlGaN/GaN heterostructure field effect transistors ͑HFETs͒ were prepared on vicinal-cut sapphire substrates. Under reverse bias, it was found that we can achieve smaller gate leakage current and smaller source-drain leakage current by using the 1°tilted substrate. These results could be attributed to the better crystal quality and fewer crystal defects by using vicinal-cut sapphire substrates. With 2 m gate length, the maximum transconductance, G m,max , was 110 mS/mm for the HFETs prepared on vicinalcut sapphire substrates. Gallium nitride ͑GaN͒ and its alloys have attracted much attention in recent years. To date, nitride-based blue/green/UV lightemitting diodes, visible-blind photovoltaic sensors, and heterostructure field-effect transistors ͑HFETs͒ 1-3 have all been demonstrated. For HFET applications, we need to suppress gate leakage current because this current can dramatically reduce noise margins, reduce power consumption, reduce the achievable integration scale, and affect device and circuit reliability. [4] [5] [6] Sapphire is the commonly used substrate for nitride-based devices. Compared with SiC substrates, sapphire is much cheaper. The insulating nature of sapphire is also advantageous for HFETs. However, threading dislocation density in the order of 10 9 to 10 12 cm −2 still remains in the devices due to the large differences in lattice constant and thermal expansion coefficient between GaN-based epitaxial layers and the sapphire substrates underneath. 7, 8 The large dislocation density results in large leakage currents. To improve the performance of GaN-based devices, we thus need to reduce threading dislocation density.
Gallium nitride ͑GaN͒ and its alloys have attracted much attention in recent years. To date, nitride-based blue/green/UV lightemitting diodes, visible-blind photovoltaic sensors, and heterostructure field-effect transistors ͑HFETs͒ [1] [2] [3] have all been demonstrated. For HFET applications, we need to suppress gate leakage current because this current can dramatically reduce noise margins, reduce power consumption, reduce the achievable integration scale, and affect device and circuit reliability. [4] [5] [6] Sapphire is the commonly used substrate for nitride-based devices. Compared with SiC substrates, sapphire is much cheaper. The insulating nature of sapphire is also advantageous for HFETs. However, threading dislocation density in the order of 10 9 to 10 12 cm −2 still remains in the devices due to the large differences in lattice constant and thermal expansion coefficient between GaN-based epitaxial layers and the sapphire substrates underneath. 7, 8 The large dislocation density results in large leakage currents. To improve the performance of GaN-based devices, we thus need to reduce threading dislocation density.
It is known that the heteroepitaxial growth of GaN on sapphire starts with the formation of three-dimensional ͑3D͒ islands. The growth mode subsequently changes to two-dimensional ͑2D͒ growth. 7 It has been shown that the coalescence of 3D islands often leads to the formation of dislocations. 8 Thus, one can minimize dislocation density by realizing 2D growth at the initial growth stage. Generally speaking, moving away from the nominal ͑0001͒ orientation imposes a step-flow growth mode, which is less sensitive to surface singularities than the growth by nucleation of 3D islands. For heteroepitaxial growth of III-V semiconductor epitaxial layers, it has been shown that one can significantly enhance 2D step flow growth mode by using vicinal substrates. [9] [10] [11] [12] Similarly, it has also been found that the number of threading dislocations can be effectively reduced by growing GaN epitaxial layers on vicinal-cut sapphire substrates. [13] [14] [15] In this study, we prepared GaN-based HFETs on vicinal sapphire substrates. Properties of the fabricated HFETs are also be discussed.
Experimental
Samples used in this study were all grown by metallorganic chemical vapor deposition ͑MOCVD͒ either on c-plane ͑0001͒ sapphire substrates with a vicinal-cut angle of 1°toward the a plane ͑11-20͒ ͑i.e., 1°tilted͒ or on exactly oriented ͑i.e., 0°tilted͒ ͑0001͒ sapphire substrates. During the growth, trimethylgallium ͑TMGa͒, trimethyaluminum ͑TMAl͒, and ammonia ͑NH 3 ͒ were used as the Ga, Al, and N sources, respectively, while bicyclopentadienylmagnesium ͑Cp 2 Mg͒ was used as the Mg source. The samples consisted of a 25 nm thick GaN nucleation layer, a 2.2 m thick unintentionally doped GaN buffer layer, a 1.1 m thick Mg-doped semiinsulating carrier confinement layer, a 0.25 m thick unintentionally doped GaN channel layer, and a 17 nm thick unintentionally doped Al 0.22 Ga 0.78 N cap layer. The Mg-doped layer served as a currentblocking layer to prevent leakage current below the 2D electron gas ͑2DEG͒ interface. 16 Here, we name the HFETs prepared on 0°tilted and 1°tilted sapphire substrates as HFETគA and HFETគB, respectively. Exactly the same growth conditions were used when we prepared the epitaxial layers on these two different substrates. After the growth, we used high-resolution X-ray diffraction ͑HRXRD͒, Hall measurement, and atomic force microscopy ͑AFM͒ to evaluate crystal quality of these two samples. Table I summarizes measured XRD and room-temperature Hall measurement results. It can be seen that full width at half-maximum ͑fwhm͒ of the ͑002͒ and ͑102͒ XRD peaks observed from HFETគB were both smaller than that observed from HFETគA. It is known that fwhms of ͑002͒ and ͑102͒ XRD peaks were related to the dislocation density of GaN epitaxial layers. 17, 18 In other words, the smaller fwhms observed from HFETគB indicate lower dislocation density and better crystal quality for the sample prepared on a 1°tilted sapphire substrate. As shown in Table I , sheet carrier concentrations were 9.83 and 10.3 ϫ 10 12 cm −2 while carrier mobilities were 1200 and 1110 cm 2 /V s for HFETគA and HFETគB, respectively, at room temperature. Figures 1a and b show AFM images ͑1 ϫ 1 m͒ of HFETគA and HFETគB, respectively. It can be seen clearly that numerous dark pits exist on the surface of HFETគA. These dark pits generally originate from the surface termination of threading dislocations ͑TDs͒ in the epitaxial layers. In contrast, no clearly observable dark pits were found on the surface of HFETគB. From these two figures, it was found that dark pit densities were about 2.8 ϫ 10 9 and 3 ϫ 10 8 cm −2 for HFETគA and HFETគB, respectively. These values suggest that dislocation density in HFETគB is significantly smaller than that in HFETគA. These observations again indicate that crystal quality of the AlGaN/GaN epitaxial layer prepared on a vicinal-cut sapphire substrate is better with lower crystal defects. Processing of HFETs has also been described elsewhere. Briefly, mesa etching was performed by a reactive ion etcher ͑RIE͒ for device isolation. Ti/Al/Ti/Au ͑13 nm/100 nm/20 nm/60 nm͒ was subsequently deposited onto the samples to serve as the source and drain contact electrodes, followed by 750°C furnace annealing in N 2 ambient for 8 min. Finally, 2 ϫ 75 m Ni/Au ͑40 nm/100 nm͒ gate metal was deposited onto the samples. Current-voltage ͑I-V͒ characteristics of the fabricated devices were then characterized by an HP 4145 semiconductor parameter analyzer at room temperature. We also used a circular transmission line model ͑CTLM͒ to investigate the ohmic contact quality. The resulting specific contact resistances c was about 6.04 ϫ 10 −5 and 7.4 ϫ 10 −5 ⍀ cm 2 for HFETគA and HFETគB, respectively. Figure 2 shows measured gate-source I-V characteristics of the two devices. Under forward bias, it was found that forward current of HFETគB was always slightly smaller than that of HFETគA. It was also found that turn-on voltages for HFETគA and HFETគB were 1.7 and 1.9 V, respectively. The slightly larger turn-on voltage observed from HFETគB should be attributed to its larger contact resistance owing to process variations. Under reverse bias, it was found that reverse leakage current of HFETគB was much smaller than that of HFETគA. With V GS = −20 V, it was found that gate leakage currents for HFETគA and HFETគB were 1710 and 278 nA. In other words, we achieved six times smaller gate leakage current from HFETគB. Previously, it has been reported that dislocation-related electronic states could provide trap-assisted tunneling leakage current paths for nitride-based HFETs. 19, 20 To reduce gate leakage currents, one can fabricate AlGaN/GaN HFETs on bulk GaN substrates, 21 grooved sapphire substrates, 22 or epitaxial lateral overgrowth ͑ELO͒ templates. 23 It has been demonstrated that these methods could all reduce dislocations in the epitaxial layers and thus effectively reduce gate leakage currents of nitride-based HFETs. However, bulk GaN substrates are expensive. Extra process steps are required to prepare grooved sapphire substrates and ELO templates. The much smaller gate leakage current observed from HFETគB shown in Fig. 2 indicates that one can also effectively reduce gate leakage currents of nitride-based HFETs simply by using the vicinal-cut sapphire substrates. We measured 10 devices each for HFETគA and HFETគB and found that the standard deviation of the measured current was less than 5%.
Results and Discussion
Figures 3a and b show measured drain current as a function of drain voltage ͑i.e., I ds -V ds characteristics͒ with gate voltage ͑V gs ͒ varied from −4 to 1 V and a 1 V step for HFETគA and HFETគB, respectively. It was found that both devices exhibit good pinch-off and saturation features. The gradual reduction in drain current when V DS increased is attributed to the self-heating effect. With V GS = −4 V, it was found that source-drain ͑S-D͒ leakage current for HFETគB was negligibly small, in the range of 1-7 ϫ 10 −3 mA/mm. In contrast, S-D leakage current for HFETគA was in the range of 5-2 ϫ 10 −1 mA/mm. Such a result indicates buffer leakage can also be reduced by using a vicinal-cut sapphire substrate. The S-D leakage current observed from HFETគB is smaller than that reported from the HFET prepared on grooved sapphire substrates. 22 From this figure, we can obtain the relationship between transconductance ͑G m ͒, I DS , and V GS . Figures 4a and b show calculated transfer characteristics of HFETគA and HFETគB, respectively, with V DS = 5 V. It was found that I DS values were about 142 and 148 mA/mm for HFETគA and HFETគB, respectively, with V GS = 0 V. It was also found that the maximum extrinsic G m values were 112 and 110 mS/mm for HFETគA and HFETគB, respectively.
Although we cannot see any obvious improvement in I DS and G m for HFETគB, the small gate leakage current and S-D leakage current suggest AlGaN/GaN HFETs on vicinal-cut sapphire substrates are potentially useful for low-noise, high-power, and high-temperature applications.
Conclusion
GaN-based HFETs with low leakage currents were prepared on vicinal-cut sapphire substrates. Under reverse bias, it was found that we can achieve six times smaller gate leakage current and S-D leakage current by using the 1°tilted substrate. These results are attributed to the better crystal quality and fewer crystal defects by using vicinal-cut sapphire substrates. With 2 m gate length, the maximum transconductance, G m,max , was 110 mS/mm for the HFETs prepared on vicinal-cut sapphire substrates.
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